1. Introduction {#s1}
===============

Almost 20 years ago, a novel, systematic, transistor-level formalism for the analysis and synthesis of externally-linear, internally-nonlinear (ELIN) (Tsividis, [@B39]) log-domain filters was introduced. The formalism was termed "*The Bernoulli Cell Formalism*" in an attempt to highlight its key element, the Bernoulli differential equation describing the time-dependent behavior of a forward-biased BJT collector current when a linear capacitor is connected to its emitter terminal (Drakakis et al., [@B11]). A similar mathematical description holds for the drain current of a weakly-inverted MOST, when a linear capacitor is connected to its source terminal.

By arranging many BC topologies in cascade form, where the input of the next BC becomes the output of the previous one, a set of general coupled equations termed "*Log-Domain State Space*" (LDSS) is generated (Drakakis et al., [@B13]). The resulting set of linearised differential equations of the LDSS stems from the non-linear differential equation governing each BC and constitutes a powerful and handy tool, well suited for the transfer function derivation of any order of log-domain filter. Several high-order log-domain filter circuit examples in literature confirm the above statement and identify the BCF as a parsimonious analysis and synthesis tool (Drakakis et al., [@B10]; Drakakis, [@B15]; Ip et al., [@B22]; Katsiamis et al., [@B24]; Kardoulaki et al., [@B23]).

A review of past literature reveals that the BCF constitutes a complete, systematic mathematical framework not only for ELIN but also for intrinsically non-linear log-domain circuits. When it comes to the synthesis of purely non-linear log-domain circuits, a variant of the BCF, termed Non-linear Bernoulli Cell Formalism (NBCF), is able to implement challenging non-linear dynamics, based on the "*Coupled BC Formation*," where the input and output currents of the BCs are interconnected in a non-sequential way, in contrast to the cascaded LDSS topology. A new category of bioinspired circuits, termed "*CytoMimetic*" has thus been born, which is able to emulate cellular and molecular dynamics in a systematic manner (Papadimitriou and Drakakis, [@B32]; Papadimitriou et al., [@B33]). Intriguingly, apart from the aforementioned linear and non-linear VLSI systems, Bernoulli dynamics are identified in the case of ideal memristors as well (Drakakis and Payne, [@B8]; Drakakis et al., [@B14]; Georgiou et al., [@B17],[@B18]). The resemblance between the dynamics of ideal memristors and artificial or not synaptic circuits has been identified repeatedly in literature.

From the research so far, one could claim that the BCF is a "*chimera*" formalism, able to describe both linear and non-linear state-spaces in a systematic manner. It is this systematic nature of the formalism that significantly simplifies the analysis or synthesis attempts in both circuit categories. Identifying and setting the BC as the circuit\'s central point, its analysis unfolds conveniently, regardless of the order or complexity of the system\'s equations. The scope of this tutorial paper is to expand and enrich the BCF and apply the outcome of this endeavor on the promising synaptic computation circuit field. In neural networks, synapses are important, key elements regarding information, computation and transmission.

Given the importance of these specialized biological structures, major effort has been put regarding the implementation of single synapses or synaptic networks by means of aVLSI circuits. In this paper we revisit a number of proposed in the literature synaptic circuits and classify them according to the type of their innate Bernoulli Cell operator. With the help of this work it is genuinely hoped that the interested reader will develop a deep understanding for the functionality of this class of low-power circuits and will appreciate the systematic nature of the formalism by consolidating the advantages of using one single framework to describe multiple, different, but in principle similar, log-domain synaptic topologies. This alternative treatment of aVLSI synaptic circuit succeeds in unifying the past analysis approaches of the same circuits under a common aegis and underlines the tutorial value of this paper. Finally, in order to reason for the versatility of the GBCF and to highlight its comparative speed advantage as an analysis tool, an indicative, high-order log-domain circuit topology is drawn from the international literature and is analyzed using both the GBCF and another common log-domain circuit analysis method. The compelling comparison results stress the advantages of using a single mathematical formalism for the description of any log-domain circuit, regardless of its linearity or order of complexity.

2. Expanding the bernoulli cell formalism
=========================================

We start our mathematical analysis by mentioning briefly the equations that are characterizing an emitter/source connected linear capacitor and a BJT/MOST. Thereafter, the base/gate connected linear capacitor case is shown. It is important to stress at this point that the following analysis has been made for an npn-BJT and an n-type MOST. It has been left to the interested reader to verify the existence of a BC-operator in the case, when a pnp-BJT as well as a p-type MOST are emitter/source-connected to a linear capacitor. Further information can be found in the analysis here (Papadimitriou and Drakakis, [@B32]; Papadimitriou et al., [@B33]).

Furthermore, in all cases below, it has been assumed that the other plate of the capacitor is held at constant zero voltage (ground). Again, the reader can verify the existence of a BC-operator, when the capacitor\'s other plate is held at a random constant voltage, *V~DD~*, in all types of transistors. For the MOST analysis, we set the substrate-source voltage (*V~BS~*) equal to zero to achieve approximately the ideal exponential behavior by eliminating the "*body effect*." Finally, all MOSTs are assumed to be in deep saturation, so that all transistors are operating qualitatively as constant current sources.

2.1. Emitter/source-connected capacitor BC topology
---------------------------------------------------

In the past work of Drakakis (Drakakis et al., [@B11], [@B12],[@B13]; Drakakis and Payne, [@B9]), an explicit analysis has been illustrated regarding the current relation between an emitter-connected capacitor and a BJT. A similar analysis has been also presented regarding the current relation between a weakly-inverted MOST and a source-connected capacitor in Papadimitriou and Drakakis ([@B32]); Papadimitriou et al. ([@B33]). Both analyses led to the existence of a similar BC-operator and consequently are defined by a similar set of equations. The Bernoulli differential equations of the collector and drain currents of the aforementioned cases are shown below: $$\begin{array}{l}
{\mathbf{BJT}\,\mathbf{Case}:} \\
{{\overset{˙}{I}}_{C}(t) - \left( {\frac{{\overset{˙}{V}}_{B}(t)}{U_{T}} + \frac{\lbrack u(t) - v(t)\rbrack}{CU_{T}}} \right)I_{C}(t) + \frac{I_{C}^{2}(t)}{CU_{T}} = 0} \\
\end{array}$$ $$\begin{array}{l}
{\mathbf{Subthreshold}\,\mathbf{MOST}\,\mathbf{Case}:} \\
{{\overset{˙}{I}}_{D}(t) - \left( {\frac{{\overset{˙}{V}}_{G}(t)}{nU_{T}} + \frac{\lbrack u(t) - v(t)\rbrack}{nCU_{T}}} \right)I_{D}(t) + \frac{I_{D}^{2}(t)}{nCU_{T}} = 0,} \\
\end{array}$$ where *U~T~* denotes the thermal voltage (\~26 mV at 300 K) and *n* is the MOST\'s slope factor (*n* = 1/κ). In both cases, the currents *u*(*t*) and *v*(*t*) are the input and output currents of the aforementioned BC-operator (Drakakis et al., [@B11], [@B12],[@B13]; Drakakis and Payne, [@B9]; Papadimitriou and Drakakis, [@B32]; Papadimitriou et al., [@B33]). By applying the non-linear substitution *I~C~*(*t*)=1/*T*(*t*)=*I~D~*(*t*), relations (1) and (2) are transformed into the following linearised form: $$\begin{array}{l}
{\mathbf{BJT}\,\mathbf{Case}:} \\
{\overset{˙}{T}(t) + \left( {\frac{{\overset{˙}{V}}_{B}(t)}{U_{T}} + \frac{\lbrack u(t) - v(t)\rbrack}{CU_{T}}} \right)T(t) - \frac{1}{CU_{T}} = 0} \\
\end{array}$$ $$\begin{array}{l}
{\mathbf{Subthreshold}\,\mathbf{MOST}\,\mathbf{Case}:} \\
{\overset{˙}{T}(t) + \left( {\frac{{\overset{˙}{V}}_{G}(t)}{nU_{T}} + \frac{\lbrack u(t) - v(t)\rbrack}{nCU_{T}}} \right)T(t) - \frac{1}{nCU_{T}} = 0.} \\
\end{array}$$

The essence of the usefulness of the linearised forms of the BCs is located in the versatility that they provide, when the transfer function of a system is required (Drakakis et al., [@B11], [@B12],[@B13]; Drakakis and Payne, [@B9]).

2.2. Base/gate-connected capacitor BC topology
----------------------------------------------

A closer look at the transistor-capacitor connections in Figure [1](#F1){ref-type="fig"} will illustrate the existence of a different---in principle---BC operator. In this case, there are two possible circuital/connection combinations between the base/gate connected capacitor and the BJT/MOST. The first case, which is going to be explicitly analyzed in the following paragraphs, is the "*diode-connected*" topology. The second case, which is a subcategory of the first one (and not a focal point of this paper), is when the transistor\'s current is not responsible for the capacitor\'s charging and discharging behavior. Both cases will be mathematically analyzed, however, the first case is the most common one that directly exploits the Bernoulli differential equation to describe the transistor\'s current.

![**Base/gate-connected capacitors to npn-, pnp-BJTs and n-, p-MOSTs that consist the new BC operator**. The arrows defining the direction of the capacitor current are bidirectional, since the BC analysis holds, whether the capacitor is connected to ground or *V~DD~*. The dashed lines reveal the diode-connected transistor case. Although the base current has been assumed to be significantly smaller than the collector current, the interested reader can verify even if it is comparable to the collector current value, it can still be assumed as a part of the *u*(*t*) output current. **(A)** An npn-BJT-based BC operator; **(B)** A pnp-BJT-based BC operator; **(C)** An n-MOST-based BC operator; **(D)** A p-MOST-based BC operator.](fnins-08-00428-g0001){#F1}

A diode-connected capacitor topology for a BJT is presented in Figures [1A,B](#F1){ref-type="fig"}, while for a subthreshold MOST the topology is shown in Figures [1C,D](#F1){ref-type="fig"}. For the BJT case analysis, we have assumed that the base current of the device is negligible compared to its collector current by considering very large values of β. However, it can be easily verified that even when the base current value is comparable to the collector current, it can be interpreted as one of the input/output currents of the BC topology and be assimilated into them. The following analysis will take place for a diode-connected npn-BJT and an n-type MOST.

Applying KCL at the capacitor node (see Figures [1A,C](#F1){ref-type="fig"}), we obtain for the input/output currents of the BC: *v*(*t*) = *u*(*t*)+ *I~C,D~*(*t*) + *i~Cap~*(*t*), for the BJT and MOST case, respectively. In both cases, it holds that the capacitor current *i~Cap~*(*t*) is equal to *C*$\overset{˙}{V}$~*B,G*~. By differentiating the ideal expressions of *I~C~* and *I~D~*, as explicitly shown in Drakakis et al. ([@B11], [@B12]), Drakakis et al. ([@B13]); Drakakis and Payne ([@B9]) the following Bernoulli differential equations are generated: $$\begin{array}{l}
{\mathbf{BJT}\,\mathbf{Case}:} \\
{{\overset{˙}{I}}_{C}(t) + \left( {\frac{{\overset{˙}{V}}_{E}(t)}{U_{T}} + \frac{\lbrack u(t) - v(t)\rbrack}{CU_{T}}} \right)I_{C}(t) + \frac{I_{C}^{2}(t)}{CU_{T}} = 0} \\
\end{array}$$ $$\begin{array}{l}
{\mathbf{Subthreshold}\,\mathbf{MOST}\,\mathbf{Case}:} \\
{{\overset{˙}{I}}_{D}(t) + \left( {\frac{{\overset{˙}{V}}_{S}(t)}{nU_{T}} + \frac{\lbrack u(t) - v(t)\rbrack}{nCU_{T}}} \right)I_{D}(t) + \frac{I_{D}^{2}(t)}{nCU_{T}} = 0.} \\
\end{array}$$

By applying the non-linear substitution *I~C~*(*t*) = 1/*T*(*t*) = *I~D~*(*t*), as shown before, (5) and (6) are converted into the following linearised form: $$\begin{array}{l}
{\mathbf{BJT}\,\mathbf{Case}:} \\
{\overset{˙}{T}(t) - \left( {\frac{{\overset{˙}{V}}_{E}(t)}{U_{T}} + \frac{\lbrack u(t) - v(t)\rbrack}{CU_{T}}} \right)T(t) - \frac{1}{CU_{T}} = 0} \\
\end{array}$$ $$\begin{array}{l}
{\mathbf{Subthreshold}\,\mathbf{MOST}\,\mathbf{Case}:} \\
{\overset{˙}{T}(t) - \left( {\frac{{\overset{˙}{V}}_{S}(t)}{nU_{T}} + \frac{\lbrack u(t) - v(t)\rbrack}{nCU_{T}}} \right)T(t) - \frac{1}{nCU_{T}} = 0.} \\
\end{array}$$

The interested reader should note that relations (5--8) exhibit striking similarities compared to the relations (1--4) that hold for the original BC operator case. One of the differences between the relations that describe the two BC operators is located at the sign after the time derivative of the state variable current, i.e. *İ~D~* or *İ~C~*. Moreover, relations (5--8) demonstrate a dependence on the time derivative of the source/emitter terminal\'s voltage of the MOST/BJT rather than on the time derivative of the gate/base terminal\'s voltage, as (1--4) do. It needs to be mentioned that the analysis holds, whether the capacitor is connected to ground or *V~DD~*. Finally, regarding the PMOS- or pnp-based "*diode-connected*" BC operator, trivial circuit analysis will reveal that the sign of the parameter $\overset{˙}{V}$~*S*~ or $\overset{˙}{V}$~*E*~ will change. Once again, all terms of equation (5) and (6) (and consequently 7--8) can be calculated by examining the currents that enter and/or leave at the capacitor node of the BC, except of the term $\overset{˙}{V}$~*S*~(*t*) or $\overset{˙}{V}$~*E*~(*t*), which primarily depends on the overall circuit\'s setup, as it will be revealed later.

The existence of the new BC operator mainly depends on the existence of a "*diode connection*" in the MOST or BJT device. When a "*diode connection*" is present, the state variable current *I~D~*(*t*) of the MOST (or *I~C~*(*t*) of the BJT) will be responsible for the charging or discharging phases of the capacitor. If one assumes that in the topologies shown in Figure [1](#F1){ref-type="fig"}, the "*diode connections*," denoted by the red, dashed lines, are absent, then the transistor\'s current will not be involved in the KCL at the capacitor node and relations (5) and (6) are transformed into the following equations: $$\begin{array}{l}
{\mathbf{BJT}\,\mathbf{Case}:} \\
{{\overset{˙}{I}}_{C}(t) + \left( {\frac{{\overset{˙}{V}}_{E}(t)}{U_{T}} + \frac{\lbrack u(t) - v(t)\rbrack}{CU_{T}}} \right)I_{C}(t) = 0} \\
\end{array}$$ $$\begin{array}{l}
{\mathbf{Subthreshold}\,\mathbf{MOST}\,\mathbf{Case}:} \\
{{\overset{˙}{I}}_{D}(t) + \left( {\frac{{\overset{˙}{V}}_{S}(t)}{nU_{T}} + \frac{\lbrack u(t) - v(t)\rbrack}{nCU_{T}}} \right)I_{D}(t) = 0.} \\
\end{array}$$

Relations (9) and (10) are not of the Bernoulli form, however, this type of connection can consist a subcategory of the new "*diode connection*" BC operator case. If one of the input/output currents of the BC is a function of the state-variable current, i.e. if *u~j~* (*and/or v~j~*) = ![](fnins-08-00428-i0001.jpg)(*I~C,D~*), then the Bernoulli differential equation is constructed again. A typical circuit case that verifies this subcategory of the BC topology is the log-domain synaptic circuit originally proposed in Shi and Horiuchi ([@B36]).

3. Exemplary synaptic circuits\' analyses based on the generalized BC formalism
===============================================================================

An interesting application, on which the GBCF could be applied, is the popular subcategory of neuromorphic circuits, the silicon synaptic circuits. In neural networks, synapses consist important, key elements regarding information computation and transmission (Bartolozzi and Indiveri, [@B4]). Given the importance of these specialized structures, major effort has been made regarding the implementation of single synapses or synaptic networks by means of aVLSI circuits. By exploiting the exponential current-voltage relation of weakly-inverted MOSTs a wide variety of circuits has been implemented, capable of simulating different types of synaptic behaviors.

Silicon synapses are able to transform a voltage pulse, which simulates a pre-synaptic signal, into post-synaptic currents that stimulate the membrane of targeted neighboring neurons. Moreover, the gain of such post-synaptic signal, usually referred as synaptic weight, can be also introduced by the specific circuits by simply altering specific electrical parameters, which correspond to equivalent biological parameters (Liu et al., [@B25]; Bartolozzi and Indiveri, [@B4]). As these circuits are usually very compact in size, the implementation of very large synaptic networks is possible.

In the following paragraphs, an indicative number of synaptic circuits is going to be analyzed based on the proposed formalism, proving the systematic nature of the GBCF. The selection of the presented circuits is only based on their popularity and extensive use by the neuromorphic community, as well as on their relatively complicated nature, compared to other similar circuits in this category (Bartolozzi and Indiveri, [@B4]; Indiveri et al., [@B21]).

3.1. Log-domain integrator synapse
----------------------------------

In the tutorial paper of Bartolozzi and Indiveri (Bartolozzi and Indiveri, [@B4]) a useful synaptic circuit is presented, called "*Log-Domain Integrator Synapse*" (LDI). The properties of this linear integrator circuit are explicitly presented in Bartolozzi and Indiveri ([@B4]) as well as in the original publications (Merolla and Boahen, [@B27], [@B28]; Arthur and Boahen, [@B2]) and are similar to the linear properties of a log-domain filter. The *M~pre~* transistor is triggered by a sequence of voltage pulses, where *t*^−^ is the time at which the *i^th^* input spike arrives and *t*^+^ is the time at which it ends.

In order to start the BC-based circuit analysis, it is important to identify first the BC-operator of the given topology. In this case, the BC-operator is enclosed by the dashed green line (see Figure [2](#F2){ref-type="fig"}). Applying KCL at the capacitor node *V~Syn~*(*t*) reveals: *I~W~*(*t*) = *I*~τ~(*t*) + *I~C~*(*t*) with *I~C~*(*t*) been equal to −*C*$\overset{˙}{V}$~*Syn*~(*t*). The relation between the state variable current of the BC, *I~W~*(*t*) and the output current of the circuit *I~Syn~*(*t*) can be easily determined: $$\left. \left. \begin{array}{l}
{I_{W}(t) = I_{O}\, e^{\frac{V_{Syn}(t) - V_{W}(t)}{nU_{T}}}} \\
{I_{Syn}(t) = I_{O}\, e^{\frac{V_{DD} - V_{Syn}(t)}{nU_{T}}}} \\
\end{array} \right\}\Rightarrow I_{W}(t)I_{Syn}(t) = I_{O}I_{WO}, \right.$$ where the current *I~WO~* is defined as *I~O~ exp*(− (*V~W~*(*t*) − *V~DD~*)/(*nU~T~*) with *I~O~* denoting the leakage current of the transistors. The current *I~WO~* designates the initial current that flows through the transistor *M~W~* when *V~DD~* = *V~Syn~*(*t*) (Bartolozzi and Indiveri, [@B4]). By differentiating *I~W~*(*t*) with respect to time, it yields:

![**Log-domain integrator synapse**. The dashed circular area is enclosing the BC-operator for this circuit.](fnins-08-00428-g0002){#F2}

Since *V~W~* is a constant bias voltage, its time derivative should be equal to zero, therefore: $${\overset{˙}{I}}_{W}(t) - \frac{I_{\tau}(t)}{nCU_{T}}I_{W}(t) + \frac{I_{W}^{2}(t)}{nCU_{T}} = 0.$$

The time behavior of the state variable current of the BC *I~W~*(*t*) is governed by the Bernoulli differential equation. Moreover, based on the relation between the currents *I~W~*(*t*) and *I~Syn~*(*t*), and between *I~W~*(*t*) and *I*~τ~(*t*), (12) can be re-written as: $$\tau{\overset{˙}{I}}_{Syn}(t) + I_{Syn}(t) = \frac{I_{O}I_{WO}}{I_{\tau}(t)},$$ with τ = *nCU~T~*/*I*~τ~(*t*). The explicit solution of (13) must be separated into two different phases: (a) charge phase of the capacitor, where input current enters the BC and (b) discharge phase of the capacitor, where no input current enters the BC. Summing up both solutions for both phases, the following expressions for the output current *I~Syn~*(*t*) are obtained: $$I_{Syn}(t) = \begin{cases}
 & {\mathbf{Charge}\text{   }\mathbf{phase}:} \\
 & \\
 & {\frac{I_{O}I_{WO}}{I_{\tau}(t)}\left( {1 - e^{\frac{- {({t - t_{i}^{-}})}}{\tau}}} \right) + I_{Syn}^{-}e^{\frac{- {({t - t_{i}^{-}})}}{\tau}}} \\
 & \\
 & {\mathbf{Discharge}\text{   }\mathbf{phase}:} \\
 & \\
 & {I_{Syn}{(t)}^{+}e^{- \frac{({t - t_{i}^{+}})}{\tau}}.} \\
\end{cases}$$

3.2. Differential pair integrator synapse
-----------------------------------------

The "Differential-Pair Integrator (DPI) Synapse" was firstly presented in the same tutorial paper of Bartolozzi and Indiveri (Bartolozzi and Indiveri, [@B4]) in 2007 and is able to reproduce the exponential dynamics observed in both excitatory and inhibitory post-synaptic currents of biological synapses. The idea behind the design of such a circuit is the development of a topology, which maintains its filtering properties while overcoming the LDI\'s shortcoming of generating sufficiently large charge packets sourced into the capacitor for brief input spikes. The DPI synapse does not require any additional pulse-extender circuits and in addition it can be manufactured without requiring isolated well structures.

A detailed analysis of this circuit is sufficiently presented in Bartolozzi and Indiveri ([@B4]). Following a series of well-based hypotheses, the authors conclude to the following differential equation expression of the output current of the circuit, *I~Syn~*(*t*) (see Figure [3](#F3){ref-type="fig"}): $$\tau{\overset{˙}{I}}_{Syn}(t) + I_{Syn}(t) = \frac{I_{W}(t)I_{Gain}(t)}{I_{\tau}(t)},$$ where the term *I~Gain~*(*t*) = *I~O~ exp*(− (*V~DD~* − *V~THR~*)/(*nU~T~*)) represents a virtual p-type MOST and τ = *nCU~T~*/*I*~τ~(*t*). The logic assumptions leading to (14) are: *I~W~* ≫ *I*~τ~ and *I~Syn~* ≫ *I~Gain~*. Based on these assumptions, it is obvious that (14) implements a first order equation similar to one presented for the LDI circuit. The interested reader should note the resemblance between the solutions of the DPI and LDI synaptic circuits. The only fundamental difference, from a mathematical point of view, is that the current *I~O~* has been replaced by the current of the virtual MOST *I~Gain~*.

![**Differential pair integrator synapse**. The dashed circular area is again enclosing the BC-operator for this circuit.](fnins-08-00428-g0003){#F3}

For the BC-analysis of the DPI circuit, a similar systematic analysis approach will be applied as in the previous example. The BC has been identified and encircled by the blue dashed line (see Figure [3](#F3){ref-type="fig"}). Applying KCL at node *V~Syn~*(*t*) shows that: $$\left. I_{IN}(t) = I_{\tau}(t) + I_{C}(t)\Leftrightarrow{\overset{˙}{V}}_{Syn}(t) = (I_{\tau}(t) - I_{IN}(t))/C, \right.$$ where *I~C~*(*t*) = −*C*$\overset{˙}{V}$~*Syn*~(*t*). Considering the drain current of the diode-connected BC transistor: $$I_{IN}(t) = I_{O}\, exp((V_{Syn}(t) - V_{O}(t)/(nU_{T}))$$ as the circuit\'s state variable and by differentiating it with respect to time, it yields: $${\overset{˙}{I}}_{IN}(t) + \left( {\frac{{\overset{˙}{V}}_{O}(t)}{nU_{T}} - \frac{I_{\tau}(t)}{nCU_{T}}} \right)I_{IN}(t) + \frac{I_{IN}^{2}(t)}{nCU_{T}} = 0.$$

In order to create an ODE, where all factors can be computed, the time behavior of the term $\overset{˙}{V}$~*O*~(*t*) in (15) must be investigated. Starting from the well known relation that holds for the differential pair topology: $$I_{W}(t)e^{\frac{V_{O}(t)}{nU_{T}}} = I_{O}\left( {e^{\frac{V_{Syn}(t)}{nU_{T}}} + e^{\frac{V_{THR}}{nU_{T}}}} \right)$$ and by differentiating both sides of (16), it holds that:

After the above treatment, it yields that $\overset{˙}{V}$~*O*~(*t*) = $\overset{˙}{V}$~*Syn*~(*t*)*I~IN~*(*t*)/*I~W~*(*t*). By substituting this expression into (15), we end up with the following form of ODE: $${\overset{˙}{I}}_{IN}(t) + \frac{I_{IN}^{2}(t)I_{\tau}(t)}{I_{W}(t)nCU_{T}} - \frac{I_{IN}^{2}(t)\overset{I_{W}(t) - I_{THR}(t)}{\overset{︷}{I_{IN}(t)}}}{I_{W}(t)nCU_{T}} + \frac{I_{IN}^{2}(t)}{nCU_{T}} - \frac{I_{IN}(t)I_{\tau}(t)}{nCU_{T}} = 0$$ or equivalently: $${\overset{˙}{I}}_{IN}(t) - \frac{I_{IN}(t)I_{\tau}(t)}{nCU_{T}} + \frac{I_{IN}^{2}(t)}{nCU_{T}}\left\lbrack {\frac{I_{\tau}(t)}{I_{W}(t)} + \frac{I_{THR}(t)}{I_{W}(t)}} \right\rbrack = 0.$$

Based on the valid assumptions that the authors did in Bartolozzi and Indiveri ([@B4]), it holds that *I~W~* ≫ *I*~τ~ and also *I~THR~* ≈ *I~W~*, thus, (17) is finally transformed into: $${\overset{˙}{I}}_{IN}(t) - \frac{I_{IN}(t)I_{\tau}(t)}{nCU_{T}} + \frac{I_{IN}^{2}(t)}{nCU_{T}} = 0.$$

Equation 18 is a Bernoulli ODE with respect to *I~IN~*(*t*) and can be solved by using the usual non-linear transformation. A brief mathematical explanation why *I~THR~* ≈ *I~W~* is provided in the Appendix of the paper. In the final solution of *I~IN~*(*t*), we can select to substitute *I~IN~*(*t*) with its equivalent equation which includes *I~Syn~*(*t*). This equivalent expression is derived as follows from the differential pair\'s key equation: $$I_{IN}(t) = \frac{I_{W}(t)exp\left( {V_{Syn}(t)/(nU_{T})} \right)}{exp(V_{Syn}(t)/(nU_{T})) + exp\left( {V_{THR}/(nU_{T})} \right)}$$ and by multiplying both the numerator and denominator by *exp*(− *V~DD~*/(*nU~T~*)), it is easy to express *I~IN~* as: $$I_{IN}(t) = \left( {I_{W}(t)I_{Gain}(t)} \right)/(I_{Gain}(t) + I_{Syn}(t)),$$ where *I~Gain~* has been defined above. Therefore, if (20) is placed into the explicit solution of (18) and bearing in mind that *I~Syn~* ≫ *I~Gain~*, the final expressions for the current *I~Syn~*(*t*) during charge and discharge phases are described below: $$I_{Syn}(t) = \left\{ \begin{array}{l}
{\mathbf{Charge}\text{   }\mathbf{phase}:} \\
{\frac{I_{Gain}(t)I_{W}(t)}{I_{\tau}(t)}\left( {1 - e^{- \frac{(t - t_{i}^{-})}{\tau}}} \right) + I_{Syn}^{-}e^{- \frac{(t - t_{i}^{-})}{\tau}}} \\
{\mathbf{Discharge}\text{   }\mathbf{phase}:} \\
{I_{Syn}^{+}e^{- \frac{(t - t_{i}^{+})}{\tau}}.} \\
\end{array} \right.$$

It has been left to the reader again to verify that the above solution is similar to the one presented in the original paper, derived for a sequence of voltage pulses with τ = *nCU~T~*/*I*~τ~(*t*).

4. Current-mode circuits for depressing and facilitating synapses implementation
================================================================================

Dynamical synapses can be depressing, facilitating or even a combination of theses two (Liu, [@B26]). aVLSI circuits implementing depressing and facilitating synaptic behaviors have been extensively presented and analyzed in literature (Rasche and Hahnloser, [@B35]; Liu, [@B26]). In this paper, due to lack of space reasons, only the mathematical description of a facilitating synaptic circuit will be presented. An identical analysis holds for the description of a circuit emulating a depressing synaptic behavior (Liu, [@B26]).

4.1 BC-based analysis of a facilitating synapse circuit
-------------------------------------------------------

A typical configuration of a circuit implementing a facilitating silicon synapse is the one shown in Figure [4](#F4){ref-type="fig"}. From this Figure one can identify two, distinct "*circuit stages*," due to the existence of the two capacitors. In each one of these stages a BC-operator can be identified and will be analyzed separately below. The first BC operator is encircled by the red dashed line, while the second operator is encircled by the blue dashed line.

![**Synaptic facilitation circuit**. The red and blue dashed lines define the BC-operators of the circuit.](fnins-08-00428-g0004){#F4}

• [**BC-1:**]{.ul} KCL at node *V~X~* yields that *I*~*D*~1~~(*t*) = *I~r~*(*t*) + *I*~*C*~1~~(*t*), where the capacitor current *I*~*C*~1~~(*t*) can be also defined as *C*~1~$\overset{˙}{V}$~*X*~ or $\overset{˙}{V}$~*X*~(*t*) = (*I*~*D*~1~~(*t*) −*I~r~*(*t*))/*C*~1~. The time-derivative of the state variable current of the first BC *I*~*D*~1~~(*t*) = *I~O~ exp*((*V~A~* − *V~X~*)/(*nU~T~*)) will be: $${\overset{˙}{I}}_{D_{1}}(t) - \frac{I_{r}(t)}{nC_{1}U_{T}}I_{D_{1}}(t) + \frac{I_{D_{1}}^{2}(t)}{nC_{1}U_{T}} = 0.$$

As expected, (21) is the Bernoulli ODE governing the drain current dynamics of the diode-connected MOST *M*~1~. For the calculation of the output current of the first "*stage*" of the circuit, we need to find the relation between *I*~*D*~1~~(*t*) and *I*~*Syn*~1~~(*t*) and substitute it back to (21). The relation between these two currents can be easily derived by writing their full exponential expressions: where *V*~\*~ is the source voltage of *M*~5~, which as illustrated in Figure [4](#F4){ref-type="fig"} is constant. Therefore, (21) transforms into: $${\overset{˙}{I}}_{Syn_{1}}(t) - \frac{I_{r}(t)}{nC_{1}U_{T}}I_{Syn_{1}}(t) + \frac{\delta I_{Syn_{1}}^{2}(t)}{nC_{1}U_{T}} = 0.$$

• [**BC-2:**]{.ul} For the *BC*~2~, KCL at the capacitor node *V~Y~* shows that: *I*~*D*~2~~(*t*) + *I*~*C*~2~~(*t*) = *I*~*Syn*~1~~(*t*). Moreover, the capacitor current *I*~*C*~2~~(*t*) can be also defined as *C*~2~$\overset{˙}{V}$~*Y*~, which finally gives $\overset{˙}{V}$~*Y*~(*t*) = (*I*~*Syn*~1~~(*t*) − *I*~*D*~2~~(*t*))/*C*~2~. The derivative of the state variable current of the *BC*~2~, *I*~*D*~2~~(*t*) = *I~O~ exp*((*V~Y~*(*t*) − *V~b~*)/(*nU~T~*)) yields: $${\overset{˙}{I}}_{D_{2}}(t) - \frac{I_{Syn_{1}}(t)}{nC_{2}U_{T}}I_{D_{2}}(t) + \frac{I_{D_{2}}^{2}(t)}{nC_{2}U_{T}} = 0.$$

Again, relation (23) identifies the Bernoulli ODE dynamics of the diode-connected MOST *M*~6~. Moreover, in this "*stage*" of the circuit, the relation between *I*~*D*~2~~(*t*) and *I*~*Syn*~2~~(*t*) is given by the following equation:

Thus, the new ODE for the output synaptic current *I*~*Syn*~2~~(*t*) can be calculated by: $${\overset{˙}{I}}_{Syn_{2}}(t) - \frac{I_{Syn_{1}}(t)}{nC_{2}U_{T}}I_{Syn_{2}}(t) + \frac{\theta I_{Syn_{2}}^{2}(t)}{nC_{2}U_{T}} = 0.$$

At this point it would be useful to stress that relation (24) is a BC-cascaded relation, where the output of the first BC is included in the differential equations of the second BC, as a *v*(*t*) current.

5. Comparative analysis of a log-domain topology with a high number of bernoulli cells - the "speed up" impact of the formalism
===============================================================================================================================

The previous Sections (3 and 4) have proven the reasons why the core dynamics of three well-known log-domain synaptic circuits proposed by different researchers comply with the same distinct Bernoulli dynamics in a formal manner. This mathematical fact alone offers deep and unifying insight since many neuromorphic circuits can be described by the GBCF (see later **Table 2**). It can be argued that the Bernoulli dynamics constitute a formal insightful re-expression of KCL when the derivation of the specific differential equation (which considers the application of KCL at the capacitor node) is born in mind. Such a re-expression is directly applicable/exploitable in a purely TL environment; the same TL environment for which the celebrated Gilbert\'s TLP can be viewed as a profound re-expression of KVL which has led to the conception of many new, mostly non-linear, monolithic circuits.

Apart from being useful as a taxonomy tool and apart from facilitating researchers to comprehend the essence of the functionality of various log-domain synaptic circuits, is there any additional practical advantage when adopting the Bernoulli Cell formalism? Experience reveals that the higher the number of Bernoulli Cells present in a log-domain topology be it a nonlinear (such as a synapse) or an ELIN one, the faster and less prone to errors its hand-analysis becomes. In order to exemplify vividly how sped up the analysis becomes, in this section we analyse a high-order ELIN log-domain topology both by the general method proposed by Mulder (Mulder et al., [@B30]; Mulder, [@B31]) and by the GBCF. The example topology, shown in Figure [5](#F5){ref-type="fig"}, contains four BCs and has been proposed in the international literature by Wu and El-Masry in Wu and El-Masry ([@B42]). In its original form it involved only BJT devices. Here we have substituted the BJT devices for MOSTs and we assume that the n- and p- devices are identical in size and physical properties. This maintains the complexity of the analyses manageable and, most importantly, thus serves the tutorial character of this paper. The aim of this section of the paper is to provide compelling comparative analysis results which shed light in a tutorial manner on "*how much*" the GBCF speeds up the analysis of a log-domain topology which contains many BCs.

![**CMOS version of the BJT log-domain topology proposed by Wu and El-Masry ([@B42])**. The topology contains four compound (each composed of two *V~GS~*) Bernoulli Cells and a multitude of complete TL loops (some are indicatively depicted by means of dashed lines).](fnins-08-00428-g0005){#F5}

Referring to Figure [5](#F5){ref-type="fig"} and before proceeding with its analysis, it should also be noted that we assume that the dc biasing currents of the circuit are of such values that each device in the circuit will have a valid dc operating point. This translates into the satisfaction of certain biasing constraints (Drakakis and Burdett, [@B7]). According to (Mulder et al., [@B30]; Mulder, [@B31]), the following steps are necessary, in order to analyse any log-domain topology and derive the relationship between the input and the output (input-output transfer function) in the case of "*Externally-Linear-Internally-Nonlinear*" log-domain topologies[^1^](#fn0001){ref-type="fn"}:

1.  **Step 1:** The application of KCL at the integrating nodes of the log-domain topology in question must be considered; the capacitor currents are treated as unknowns.

2.  **Step 2:** The application of the TLP along convenient TL loops must be considered.

3.  **Step 3:** The capacitor currents (the unknowns) must be derived in terms of other currents in the circuit; this can be done by means of mesh analysis treating a capacitor voltage *V~C~j~~*(*t*) and a certain number of MOSTs (gate-source voltage difference) in series with the capacitor as a loop. Expressing *V~C~j~~*(*t*) in terms of the MOST terminal voltages within this loop leads to an equation of the form: $$V_{C_{j}}(t) = nU_{T}{\sum{\pm ln\left\lbrack \frac{I_{D_{j}}(t)}{{\lbrack W/L\rbrack}_{j}I_{D_{O}}} \right\rbrack}},$$ with the drain currents, the process parameter *I~D~O~~* and the aspect ratios of the transistors involved, respectively. Once this has taken place the capacitor currents can be expressed as: $$i_{C_{j}}(t) = C_{j}{\overset{˙}{V}}_{C_{j}}(t) = nC_{j}U_{T}{\sum\limits_{j}{\pm \frac{{\overset{˙}{I}}_{D_{j}}(t)}{I_{D_{j}}(t)}}}.$$

    Relations of this kind are then used to eliminate the capacitor currents derived during steps 1 and 2; *to derive the final transfer function all capacitor currents must be expressed in terms of the input the output and their derivatives*.

Applying step 1, it can be observed that: $$I_{D_{1}}(t) = u_{1}(t) + i_{C_{1}}(t)$$ $$I_{D_{2}}(t) = u_{2}(t) - v_{2}(t) + i_{C_{2}}(t)$$ $$I_{D_{3}}(t) = u_{3}(t) - v_{3}(t) + i_{C_{3}}(t)$$ $$I_{D_{4}}(t) = u_{4}(t) - v_{4}(t) + i_{C_{4}}(t),$$ where *I~D~j~~*(*t*), (*j* = 1,..4) the drain current of *M~j~*, (*j* = 1,..4). For step 2, applying the TLP along the complete TL loops: *M*~02~*M*~2~*M*~7~*M*~8~*M*~6~*M*~5~, *M*~7~*M*~8~*M*~10~*M*~9~*M*~3~*M*~03~, *M*~9~*M*~10~*M*~4~*M*~04~, *M~IN~M*~01~*M*~1~*M*~02~*M*~2~*M*~03~*M*~3~*M*~04~*M*~4~*M~OUT~* will lead to the following Translinear current relationships (in Figure [5](#F5){ref-type="fig"} we mark indicatively a few of the TL loops present to make the analysis more vivid): $$u_{1}(t)I_{B2}\left\lbrack {u_{2}(t) - v_{2}(t) + i_{C_{2}}(t)} \right\rbrack = I_{B1}I_{B2}u_{2}(t)$$ $$u_{2}(t)I_{B3}\left\lbrack {u_{3}(t) - v_{3}(t) + i_{C_{3}}(t)} \right\rbrack = I_{B2}I_{B3}u_{3}(t)$$ $$u_{3}(t)\left\lbrack {I_{B4} - v_{4}(t) + i_{C_{4}}(t)} \right\rbrack = I_{B3}I_{B4}$$ $$\begin{array}{l}
{I_{IN}I_{A0}I_{B2}I_{B3}I_{B4} = \left\lbrack {u_{1}(t) + i_{C_{1}}(t)} \right\rbrack\left\lbrack {u_{2}(t) - v_{2}(t) + i_{C_{2}}(t)} \right\rbrack} \\
{\left\lbrack {u_{3}(t) - v_{3}(t) + i_{C_{3}}(t)} \right\rbrack\left\lbrack {I_{B4} - v_{4}(t) + i_{C_{4}}(t)} \right\rbrack I_{OUT}.} \\
\end{array}$$

Proceeding to step 3, the capacitor currents *i~C~j~~*(*t*), (*j* = 1,..4) that have been treated as unknowns, now have to be related to other output currents in a convenient way. For the capacitor current *i*~*C*~4~~(*t*), an elegant expression can be derived: $$i_{C4}(t) = 2nC_{4}U_{T}\frac{{\overset{˙}{I}}_{OUT}(t)}{I_{OUT}(t)}.$$

However, for the rest of the capacitor currents such a simple expression cannot be similarly obtained. Among the variety of possible ways in which to express the capacitor currents as functions of (internal) circuit currents, certain meshes which seem to result into simple expressions for the capacitor currents are chosen. Considering the paths *C*~3~*M*~9~*M*~10~*M*~*OUT*~, *C*~2~*M*~7~*M*~8~*M*~*OUT*~, and *C*~1~*M*~5~*M*~6~*M*~*OUT*~ leads to the following capacitor voltage and current relations, respectively: $$\begin{array}{l}
{V_{C3}(t) = 2nU_{T}ln\left\lbrack \frac{I_{B3}}{\lbrack W/L\rbrack I_{D_{O}}} \right\rbrack - 2nU_{T}ln\left\lbrack \frac{u_{3}(t)}{\lbrack W/L\rbrack I_{D_{O}}} \right\rbrack} \\
{\text{~~~~~~~~~~~~~} + 2nU_{T}ln\left\lbrack \frac{I_{OUT}(t)}{\lbrack W/L\rbrack I_{D_{O}}} \right\rbrack} \\
\end{array}$$ $$\begin{array}{l}
{V_{C2}(t) = 2nU_{T}ln\left\lbrack \frac{I_{B2}}{\lbrack W/L\rbrack I_{D_{O}}} \right\rbrack - 2nU_{T}ln\left\lbrack \frac{u_{2}(t)}{\lbrack W/L\rbrack I_{D_{O}}} \right\rbrack} \\
{\text{~~~~~~~~~~~~~} + 2nU_{T}ln\left\lbrack \frac{I_{OUT}(t)}{\lbrack W/L\rbrack I_{D_{O}}} \right\rbrack} \\
\end{array}$$ $$\begin{array}{l}
{V_{C1}(t) = 2nU_{T}ln\left\lbrack \frac{I_{B1}}{\lbrack W/L\rbrack I_{D_{O}}} \right\rbrack - 2nU_{T}ln\left\lbrack \frac{u_{1}(t)}{\lbrack W/L\rbrack I_{D_{O}}} \right\rbrack} \\
{\text{~~~~~~~~~~~~~} + 2nU_{T}ln\left\lbrack \frac{I_{OUT}(t)}{\lbrack W/L\rbrack I_{D_{O}}} \right\rbrack,} \\
\end{array}$$ which in turn leads to: $$i_{C\rho} = C_{\rho}{\overset{˙}{V}}_{C\rho}(t) = 2nC_{\rho}U_{T}\left\lbrack {\frac{{\overset{˙}{I}}_{OUT}(t)}{I_{OUT}(t)} - \frac{{\overset{˙}{u}}_{\rho}(t)}{u_{\rho}(t)}} \right\rbrack\left( {\rho = 1,\ 2,\ 3} \right).$$

As mentioned previously *i*~*C*4~(*t*) is in the right "*form*" being directly related to the output current. However, the other three capacitor currents are not in a desirable form; the currents *u*~3~(*t*), *u*~2~(*t*), *u*~1~(*t*) must first be expressed in terms of the input, the output and their derivatives. This procedure is cumbersome. In order to demonstrate the difficulty in expressing the aforementioned currents in the correct "*form*," only the procedure to express the current *u*~3~(*t*) in terms of the input, the output and their derivatives will be demonstrated. Taking relation (26c) into consideration, *u*~3~(*t*) can be described as: $$u_{3}(t) = \frac{I_{B3}I_{B4}}{I_{B4} - v_{4}(t) + i_{C4}(t)},$$ with *i*~*C*4~(*t*) given before. The current *v*~4~(*t*) however must also be written in a convenient format; considering the complete TL loop *M~IN~M*~16~*M*~17~*M~OUT~* yields: $$\left. I_{IN}(t)I_{A3} = v_{4}(t)I_{OUT}(t)\Rightarrow v_{4}(t) = I_{A3}\frac{I_{IN}(t)}{I_{OUT}(t)}. \right.$$

From the previous relations for *i*~*C*4~(*t*) and *v*~4~(*t*), it is a matter of complicated algebraic substitutions to express the current *u*~3~(*t*) in the "*correct form*" (i.e. expressed in terms of the input current, the output current and their derivative) as:

Substituting the relation for *u*~3~(*t*) into (28) (ρ = 3) results into the following expression, *just* for *i*~*C*3~(*t*):

![](fnins-08-00428-e0006.jpg)

In a similar manner, all the remaining currents *i*~*C*2~(*t*), *i*~*C*1~(*t*), *u*~1~(*t*), *u*~2~(*t*) etc. need to be defined in the "*correct form*." Having reached that point, we would finally need to substitute to, say, (26d) all the expressions of the "*correct form*" found and determine the input-output transfer function. Or one might choose to substitute all the "*correct form*" expressions to the TL equality: $$I_{IN}(t)I_{A0}u_{1}(t) = \left\lbrack {u_{1}(t) + i_{C1}(t)} \right\rbrack I_{B1}I_{OUT}(t),$$ which correspond to the TL loop *M~IN~M*~01~*M*~1~*M*~5~*M*~6~*M~OUT~* and again determine the input-output transfer function.

Clearly this analysis procedure is tedious, time-consuming and prone to errors since all the "*intermediate*" *u~j~*(*t*) and *v~j~*(*t*) currents must be expressed in the right format. These requirements are compounded when large topologies with a large number of intermediate currents are considered, making the method difficult to apply as far as hand calculations are considered. At this point it is worth mentioning that the situation is somewhat improved, when a variation of the method is considered which consists of the incorporation of additional "*fictitious*" exponential expansion stages which convert the logarithmically compressed capacitor voltages *V*~*C*~1~~(*t*), *V*~*C*~2~~(*t*) and *V*~*C*~3~~(*t*) to exponentially expanded currents, without affecting the circuit operation. These additional stages add complexity to the circuit but lead to the formation of three more, perhaps more convenient complete TL loops, which relate the "*fictitious*" output currents with the real output current *I~OUT~* shown in Figure [5](#F5){ref-type="fig"}. However, further elaboration on that analysis method is beyond the scope of this work.

Now let us analyse the same log-domain structure by means of the GBCF. Four distinct BCs can be identified; the first one is logarithmically driven by the input current *I~IN~*(*t*). This cascade of compound BCs can be described by means of the following LDSS equations, i.e.: $$2nC_{1}U_{T}{\overset{˙}{w}}_{1}(t) + \left\lbrack {u_{1}(t) - v_{1}(t)} \right\rbrack w_{1}(t) = I_{IN}(t)$$ $$2nC_{2}U_{T}{\overset{˙}{w}}_{2}(t) + \left\lbrack {u_{2}(t) - v_{2}(t)} \right\rbrack w_{2}(t) = w_{1}(t)$$ $$2nC_{3}U_{T}{\overset{˙}{w}}_{3}(t) + \left\lbrack {u_{3}(t) - v_{3}(t)} \right\rbrack w_{3}(t) = w_{2}(t)$$ $$2nC_{4}U_{T}{\overset{˙}{w}}_{4}(t) + \left\lbrack {u_{4}(t) - v_{4}(t)} \right\rbrack w_{4}(t) = w_{3}(t).$$

The products *u~j~*(*t*)*w~j~*(*t*) and *v~j~*(*t*)*w~j~*(*t*) are determined as required by applying the TLP along complete TL loops. Considering the time-domain current product equalities resulting from the TL loops: (*i*) *M*~5~*M*~6~*M*~4~*M*~04~*M*~3~*M*~03~*M*~2~*M*~02~, (*ii*) *M*~7~*M*~8~*M*~4~*M*~04~*M*~3~*M*~03~, (*iii*) *M*~9~*M*~10~*M*~4~*M*~04~, (*iv*) *M*~01~*M*~1~*M*~02~*M*~2~*M*~12~*M*~11~, (*v*) *M*~01~*M*~1~*M*~02~*M*~2~*M*~03~*M*~3~*M*~15~*M*~14~, (*vi*) *M*~01~*M*~1~*M*~02~*M*~2~*M*~03~*M*~3~*M*~04~*M*~4~*M*~17~*M*~16~, and (*vii*) *M*~*IN*~*M*~01~*M*~1~*M*~02~*M*~2~*M*~03~*M*~3~*M*~04~*M*~4~*M~OUT~* yields respectively: $$\begin{array}{l}
{u_{1}(t)w_{1}(t) = I_{B1}I_{B2}I_{B3}I_{B4}T_{4}(t)T_{3}(t)T_{2}(t)w_{1}(t)} \\
{\text{    } = I_{B1}I_{B2}I_{B3}I_{B4}w_{4}(t)} \\
\end{array}$$ $$\begin{array}{l}
{u_{2}(t)w_{2}(t) = I_{B2}I_{B3}I_{B4}T_{4}(t)T_{3}(t)w_{2}(t)} \\
{\text{    } = I_{B2}I_{B3}I_{B4}w_{4}(t)} \\
\end{array}$$ $$u_{3}(t)w_{3}(t) = I_{B3}I_{B4}T_{4}(t)w_{3}(t) = I_{B3}I_{B4}w_{4}(t)$$ $$v_{2}(t)T_{2}(t)T_{1}(t)I_{IN}(t) = v_{2}(t)w_{2}(t) = \frac{I_{A1}}{I_{A0}I_{B2}}I_{IN}(t)$$ $$\begin{array}{l}
{v_{3}(t)T_{3}(t)T_{2}(t)T_{1}(t)I_{IN}(t) = v_{3}(t)w_{3}(t)} \\
{\text{    } = \frac{I_{A2}}{I_{A0}I_{B2}I_{B3}}I_{IN}(t)} \\
\end{array}$$ $$\begin{array}{l}
{v_{4}(t)T_{4}(t)T_{3}(t)T_{2}(t)T_{1}(t)I_{IN}(t) = v_{4}(t)w_{4}(t)} \\
{\text{    } = \frac{I_{A3}}{I_{A0}I_{B2}I_{B3}I_{B4}}I_{IN}(t)} \\
\end{array}$$ $$\begin{array}{l}
{I_{OUT}(t) = I_{A0}I_{B2}I_{B3}I_{B4}T_{4}(t)T_{3}(t)T_{2}(t)T_{1}(t)I_{IN}(t)} \\
{\text{    } = I_{A0}I_{B2}I_{B3}I_{B4}w_{4}(t).} \\
\end{array}$$

Substituting the relations (31a)--(31g) into the LDSS equations (30) results in the following system of differential equations: $$2nC_{1}U_{T}{\overset{˙}{w}}_{1}(t) + I_{B1}I_{B2}I_{B3}I_{B4}w_{4}(t) = I_{IN}(t)$$ $$2nC_{2}U_{T}{\overset{˙}{w}}_{2}(t) + I_{B2}I_{B3}I_{B4}w_{4}(t) - \frac{I_{A1}}{I_{A0}I_{B2}}I_{IN}(t) = w_{1}(t)$$ $$2nC_{3}U_{T}{\overset{˙}{w}}_{3}(t) + I_{B3}I_{B4}w_{4}(t) - \frac{I_{A2}}{I_{A0}I_{B2}I_{B3}}I_{IN}(t) = w_{2}(t)$$ $$2nC_{4}U_{T}{\overset{˙}{w}}_{4}(t) + I_{B4}w_{4}(t) - \frac{I_{A3}}{I_{A0}I_{B2}I_{B3}I_{B4}}I_{IN}(t) = w_{3}(t).$$

This system of equations combined with *I~OUT~*(*t*) = *I*~*A*0~*I*~*B*2~*I*~*B*3~*I*~*B*4~*w*~4~(*t*) (which corresponds to the Bernoulli "*backbone*" TL loop *M~IN~M*~01~*M*~1~*M*~02~*M*~2~*M*~03~*M*~3~*M*~04~*M*~4~*M~OUT~*) results in the following transfer function *I~OUT~*(*s*)/*I~IN~*(*s*): $$\begin{array}{l}
{\text{\!\!\!\!}\frac{I_{OUT}(s)}{I_{IN}(s)} = \frac{I_{A3}}{2nC_{4}U_{T}}\text{ \!\!}} \\
{\text{\!\!}\frac{s^{3} + \frac{I_{A2}I_{B4}}{I_{A3}2nC_{3}U_{T}}s^{2} + \frac{I_{A1}I_{B3}I_{B4}}{I_{A3}C_{2}C_{3}\left( {2nU_{T}} \right)^{2}}s + \frac{I_{A0}I_{B2}I_{B3}I_{B4}}{I_{A3}C_{1}C_{2}C_{3}\left( {2nU_{T}} \right)^{3}}}{\begin{array}{l}
{s^{4} + \frac{I_{B4}}{C_{4}2nU_{T}}s^{3} + \frac{I_{B3}I_{B4}}{C_{3}C_{4}\left( {2nU_{T}} \right)^{2}}s^{2} + \frac{I_{B2}I_{B3}I_{B4}}{C_{2}C_{3}C_{4}\left( {2nU_{T}} \right)^{3}}s} \\
{~~~~~~ + \frac{I_{B1}I_{B2}I_{B3}I_{B4}}{C_{1}C_{2}C_{3}C_{4}\left( {2nU_{T}} \right)^{4}}} \\
\end{array}}.} \\
\end{array}$$

Clearly this BC-based analysis of log-domain structures with a large number of Bernoulli Cells seems to be simpler in its application, faster in its execution and less prone to errors for hand-analysis purposes.

6. General class of log-domain synaptic circuits
================================================

The systematic properties of the BCF emerge naturally from the analysis of all the previous synaptic circuit examples so far. The output currents of each circuit (*I~Syn~j~~*(*t*)) were described either by a linear or a Bernoulli DE. However, all of them stem from the Bernoulli DE characterizing the BC-operator. The presence of the BC-operator in the aforementioned circuits allowed us to articulate certain "*rules-of-thumb*" regarding the analysis strategy that needs to be followed, when this category of circuits is investigated. These "*rules-of-thumb*" are only aiming to help the designer simplify the analysis/synthesis process, by exploiting the systematic nature of the BCF.

One may also note that for each one of the presented circuit topologies, a certain number of specific steps has been followed, in order to reach a final form of ODE that could describe the *I~Syn~j~~*(*t*) current. Many of these steps served the purpose of clarifying to the reader that the BC-based analysis was behind the final form of the solution of the various output synaptic currents. Now that this point has been proved, it is time to group synaptic circuits under one general class of neuromorphic log-domain circuits, whose state-variable current could be governed by a specific set of equations, as shown in Table [1](#T1){ref-type="table"}.

###### 

**Forms of ODEs and their solutions stemming from the proposed general log-domain class of synaptic circuits**.

                     **Linear equation**                                         **Bernoulli equation**
  ------------------ ----------------------------------------------------------- ---------------------------------------------------------------------------
  Form of ODE        *g*(*t*)*y*′~*t*~ = *f*~1~(*t*)*y* + *f*~0~(*t*)            *g*(*t*)*y*′~*t*~ = *f*~1~(*t*)*y* + *f~n~*(*t*)*y^n^*, *n* ≠ 0, 1
  General solution   *y* = *Ke*^Λ^ + *e*^Λ^ ∫ *e*^−Λ^ *f*~0~(*t*)/*g*(*t*)*dt*   *y*^(1-*n*)^ = *Ke*^Λ^ + (1-*n*)*e*^Λ^ ∫ *e*^−Λ^ *f~n~*(*t*)/*g*(*t*)*dt*
  Λ                  ∫*f*~1~(*t*)/*g*(*t*)*dt*                                   (1 − *n*) ∫ *f*~1~(*t*)/*g*(*t*)*dt*

Regardless of the circuit topology that has been selected from the designer to implement a synaptic function, the BC-operator is always governed by the Bernoulli differential equation, whose linearised form is shown in (34) in general form. When a source-connected capacitor topology is present, (+) holds, while (−) holds when a diode-connected capacitor topology exists. As graphically shown in Figure [6](#F6){ref-type="fig"}, one can identify the dynamics of each circuit by simply examining the current relation that takes place in the circuit\'s "*basic computation unit*," i.e. the BC. The parameter $\overset{˙}{V}$~*X*~ in (34) denotes the potential of either the source or the gate terminal of the BC MOST, depending on the type of the BC operator.
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![**Conceptual diagram describing the basic log-domain computation unit when a BC-operator is present**.](fnins-08-00428-g0006){#F6}

The input/output currents *u*(*t*) and *v*(*t*) entering the BC (including the state-variable current *I~D~*(*t*) for the MOST case) are responsible for the charging and discharging phases of the circuit\'s capacitor; therefore, define the circuit\'s "*rate constants*" and consequently the form of the synaptic current. By identifying and analysing the BC-operator of each circuit, one is able to instantly define the dynamics of the circuit\'s output current by simply observing the relation between the BC\'s state variable current and the desired output current. A linear relation between the BC-state variable and the output synaptic current, e.g., *I~D~* ∝ constant × *I~Syn~* will lead to a Bernoulli ODE for the description of *I~Syn~*(*t*), while a non-linear relation, e.g., *I~D~* ∝ constant / *I~Syn~*, will lead to a linear ODE for the computation of *I~Syn~*(*t*) dynamics. All the above practical guidelines can be easily summarized into the following three basic circuit analysis steps/guidelines: **Step 1:** Identify the BC-operator(s) by simply observing the connection between the circuit\'s capacitor(s) and the neighboring transistor(s);**Step 2:** Once the BC-operator(s) is/are located, identify the relation between the state-variable current(s) of the operator(s) and the circuit\'s output current(s);**Step 3:** If the relation between the BC operator(s) and the circuit\'s output current(s) is linear, then substitute the new relation for the output synaptic current *I~Syn~j~~* = ![](fnins-08-00428-i0001.jpg)(*state variable current*) into (34) and solve the resulting differential equation. If their relation is of the form *I~D~* ∝ constant/*I~Syn~*, then a linear DE will be inevitably generated and the factor (*I~Syn~j~~*/constant) should directly substitute the factor *T*(*t*) in (34);

The interesting attempt of Mitra et al. ([@B29]) to provide a global parametric control of synaptic time constants and gain generates the ideal breeding ground for the application of this general class of synaptic dynamics created by the GBCF. For the various log-domain integrator circuit cases presented and analyzed in Mitra et al. ([@B29]) (with a method similar to the one presented by Perry and Roberts in Perry and Roberts ([@B34]), but "*silicon-synapse-oriented*"), the BC-operator will produce the exact similar solutions for the synaptic output current but all based on the different forms of the parameters *V~X~* and \[*u*(*t*) − *v*(*t*)\] sourcing from the different topologies. Table [2](#T2){ref-type="table"} provides an indicative number of neuromorphic topologies that could be easily implemented by the proposed GBCF.

###### 

**An indicative list of neuromorphic circuits that could be described by the BC formalism**.

  **Authors**                        **Number of BCs**
  ---------------------------------- -------------------
  Arthur and Boahen ([@B3])          3
  Benjamin et al. ([@B5])            2
  Boahen ([@B6])                     1
  Gao et al. ([@B16])                2
  Hahnloser et al. ([@B19])          1
  Hynna and Boahen ([@B20])          2
  Merolla and Boahen ([@B28])        2
  Mitra et al. ([@B29])              3
  Thanapitak and Toumazou ([@B37])   1
  van Schaik et al. ([@B40])         2
  Wang and Liu ([@B41])              3
  Yu and Cauwenberghs ([@B43])       1

At this point, an inverse question that arises is how one can design a synaptic aVLSI circuit, based on the fact that it will always be described by the specific type of equations? The answer to this synthesis question relates to the determination of the function *F* which links the BC state variable with *I~Syn~j~~*(*t*) = ![](fnins-08-00428-i0001.jpg)(*state variable current*) in such a way that the current *I~Syn~j~~*(*t*) has certain pre-specified time profile properties. Issues, such as the practicability of the circuit, in conjunction with the form of the desired dynamics and its total chip area will definitely play a major role in the selection of the final form of the synaptic circuit. However, its "*analog heart*" implemented by the BC will be identical in all cases.

Finally, for the sake of completeness, it would be useful to remind to the reader that all previous mathematical formulas have been derived based on the valid assumption that the voltage difference between the bulk and source terminal of the subthreshold MOSTs is zero, i.e. *V~BS~* = 0. However, this assumption represents the ideal operation of a weakly-inverted MOST, without taking into consideration the impact of the "*body effect*" upon the devices\' overall performance. Other indicative limitations that restrain a MOST in the subthreshold regime and affect the device\'s performance are the output resistance, matching, bandwidth and noise limitations, as well as short-channel effects, such as the drain induced barrier lowering (DIBL) (Andreou and Boahen, [@B1]). Useful mathematical relationships that manage to quantify the aforementioned limitations and therefore, provide useful guidelines when it comes to the selection of critical MOST parameters can be found in Andreou and Boahen ([@B1]).

The most common limitation for a MOST in weak-inversion involves the non-zero voltage difference between its bulk and source terminals. The effect of this limitation upon the GBCF can be shown in the following indicative mathematical analysis. Starting from the full mathematical expression that defines the current of a subthreshold n-type MOST (Tsividis, [@B38]), assuming again that the device is in deep saturation, it holds that: $$I_{D} = \frac{W}{L}I_{D_{O}}\, exp\left( \frac{(n - 1)V_{BS}}{nU_{T}} \right)\, exp\left( \frac{V_{GS} - V_{TH}}{nU_{T}} \right),$$ where *I~D~O~~* is a process-dependent parameter, *W*/*L* is the aspect ratio of the transistor and *n* is again the subthreshold slope parameter (Tsividis, [@B38]). This expression can be re-written equivalently as: $$I_{D} = {\acute{I}}_{D_{O}}\, exp\left( \frac{V_{GS} + (n - 1)V_{BS}}{nU_{T}} \right),$$ where Í*~D~O~~* = (*W*/*L*) *I~D~O~~ exp*(−*V~TH~*/(*nU~T~*)). For the circuit topologies originally mentioned in Section 2 and under the assumption that the bulk terminal of the device has been tied to a constant voltage source, the time derivative of the new expression of *I~D~* current, when a linear capacitor is connected to its source terminal would lead to the following linearised expression (using the same transformation as shown in section 2, i.e. *I~D~*(*t*) = 1/*T*(*t*)), depending on the type of the BC operator: $$\overset{˙}{T}(t) \pm (\frac{{\overset{˙}{V}}_{X}(t)}{nU_{T}} + \overset{\begin{matrix}
\text{Time~Constant} \\
\text{Factors} \\
\end{matrix}}{\overset{︷}{\frac{\left\lbrack {u(t) - v(t)} \right\rbrack}{CU_{T}}}})T(t) - \frac{1}{CU_{T}} = 0,$$ with the parameter $\overset{˙}{V}$~*X*~ in (35) denoting again the potential of either the source or the gate terminal of the BC MOST, depending on the type of the BC operator. The interested reader should verify that unit consistency has been preserved in (35), in complete analogy with (34). Interestingly enough, from (35), it can be extracted that the time constant factor does not exhibit a dependence upon the subthreshold slope parameter *n*. In other words, the effect of this MOST non-ideality has led to the following conclusion regarding GBCF, i.e.: $$\begin{matrix}
\text{Silicon~Synaptic} \\
\text{~Time~Constant~Factor} \\
\end{matrix}_{V_{BS}\mspace{2mu} \neq \mspace{2mu} 0} = \text{\!~}n \times \begin{matrix}
\text{Silicon~Synaptic} \\
\text{~Time~Constant~Factor} \\
\end{matrix}_{V_{BS}\mspace{2mu} = \mspace{2mu} 0}.$$

Once again, in complete analogy with the above analysis, the interested reader could investigate the effect of other MOST limitations upon the overall performance and consequently acquire handy relations that could inform, in a quantitatively and qualitative manner, about the deviation of the device from its ideal behavior.

7. Discussion {#s2}
=============

The paper discussed in a tutorial manner an alternative transistor-level method to treat log-domain synaptic circuits. An extended version of the BCF proved the existence of BC-operators not only when a linear capacitor is connected to the emitter/source of a transistor but also when a linear capacitor is connected to the base/gate of a diode-connected transistor. The usefulness of this endeavor lies in the handiness of the BCF when it comes to the analysis (or synthesis) of linear and/or non-linear log-domain circuits. By providing one more topology, the "*diode-connected*" BC operator where the BCF applies, this paper extends the solid mathematical background, where engineers can rely upon when it comes to the study and design of log-domain circuits for neuromorphic or other applications.

The analysis of the synaptic circuits presented and analyzed in the previous sections stresses the taxonomic prowess of the BCF. The core operation of synaptic circuits is based ultimately on the exponentiation of a capacitor voltage during its charging/discharging phases facilitated by a MOST. The rest of the circuit is used to provide the correct weights and time constants of the artificial synapse, so that a more faithful representation of the biological synapse model is achieved. The independent nature of the BC-operator\'s input and output currents \[*u*(*t*) and *v*(*t*)\] allows, in principle, for the designer to determine the appropriate circuit topology that will generate the desired dynamics.

It is left to the readers to evaluate the benefits of using the aforementioned parsimonious formalism for log-domain synaptic and other neuromorphic circuits. It is genuinely hoped that the tutorial nature of this paper will provide a helping hand to engineers wishing to explore aVLSI synaptic circuits in a more intuitive way, streamlining their mathematical analysis in a rigorous manner.
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^1^The analysis method articulated in Mulder et al. ([@B30]), Mulder ([@B31]) concerned BJT log-domain topologies. Here it is applied for MOSTs log-domain topologies.

Starting for the fact that in the given circuit *I~Syn~* ≫ *I~Gain~*, then their full expressions should be: $$I_{O}\, e^{\frac{V_{DD} - V_{Syn}}{nU_{T}}} \gg I_{O}\, e^{\frac{V_{DD} - V_{THR}}{nU_{T}}}$$ or $$e^{- \frac{V_{Syn}}{nU_{T}}} \gg e^{- \frac{V_{THR}}{nU_{T}}}$$ which easily leads to the following inequality for the two voltages: *V~THR~* ≫ *V~Syn~*, or equivalently *I~THR~* ≫ *I~IN~*.
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